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ABSTRACT

OPTICALLY POWERED LOGIC TRANSISTOR

Hanho Cho
Department of Electrical and Computer Engineering
Master of Science

This thesis presents the modeling and fabrication of a new solid-state device
meant to be used for digital logic circuits. Most current logic circuits are based on
MOSFETs. The new logic device uses some of the same operating principles, but also
relies on optical illumination to provide input power. In order to obtain the desired
current-voltage behavior of the new device, the Silvaco (Atlas) device simulation was
used to give some insight into the correct doping levels in the semiconductor and device
geometries. Prototypes were fabricated on p-type silicon wafers using CMOS fabrication
processes including oxide growth, photolithography, precise plasma or chemical wet
etching, diffusion processes, and thin film evaporation. Electrical measurements were
done by using an HP4156 parameter analyzer to measure several output voltage signals at
one time while an illuminating the device with laser light.

The current-voltage

characteristics under different biasing conditions with an optical illumination condition
were measured and showed characteristics similar to an nMOS transistor.
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1 Introduction

CMOS (Complementary metal–oxide–semiconductor) technology is a major class
of integrated circuit because of the low power consumption, impact to system cost, a
large noise margin, an efficient manufacturing process, and the overall reliability of
design and performance [1]. CMOS is widely used to develop random access memory
(RAM), microprocessors, digital signal processors (DSP), and image sensors. Since
CMOS logic was introduced in the early 1960s, CMOS development has led to shrinking
device dimensions to increase density and speed and decrease cost.
With the continued scaling of transistors, one of the biggest challenges for large
integrated circuits is leakage current in individual devices and the resulting power loss
and heat generation. Therefore, to keep the advantages of technology scaling, it is
essential to find solutions to minimize the impact of leakage current.
The underlying idea of the device described in this thesis is to use reverse biased
silicon junction structures to keep leakage current to a minimum while generating current
through an external light source like a light-emitting diode (LED) or laser. In some
respects, the design is a hybrid between existing metal-oxide-semiconductor field-effect
transistor (MOSFET) devices and PIN photodiodes, borrowing operational ideas from
both.
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The proposed new type of transistor is termed the Optically Powered Transistor
(OPT). The basic building block of logic circuits is an inverter. In order to form an
inverter using OPTs, two types of transistor elements must be produced. One is the Gate
Activated Optically Powered Transistor.

Another is the Gate Deactivated Optically

Powered Transistor. The amount of current flowing through both devices is controlled by
a positive voltage relative to drain and source electrodes as in MOSFET operation [2].
However, the current flows only when the devices are exposed to an external light source
that reaches the sensitive part of the device as in PIN photodiode operation. The Gate
Activated OPT will turn on and allow current to flow when a positive voltage is applied
to it. The Gate Deactivated OPT will turn off and restrict current flow when a positive
voltage is applied to it

1.1

Desired Qualities and Results
Miniaturizing transistors drives their performance toward lower cost, faster speed,

and lower power consumption per device. But as transistors get smaller, leakage currents
per unit area increase, increasing overall power consumption. This is one of the most
important problems facing modern semiconductor designs. The OPT uses reverse biased
silicon junction structures in order to keep leakage current to a minimum in an effort to
decrease power consumption. If the OPT had the same or better performance than
MOSFETs, it could be used for optic fiber communication, power amplifiers, and
switching electronic signals, including digital logic circuits.
The hoped- for advantages of the OPT at its conception were:
•

Lower power consumption due to decreased leakage currents.
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•

The same operating principles as MOSFETs.

•

Capability for digital logic circuits.

•

Rise and fall times and operating frequencies comparable to MOSFETs.

After a thorough study of our proposed OPT device, involving computer
simulations, device fabrication, and device testing, this thesis will conclude that many of
the hoped- for advantages do not materialize:
•

As a MOSFET is reduced with scaling, gate oxide thickness is scaled
down. This induces stronger electric fields in the inversion region from
the applied gate voltage, leading to higher leakage current through the
device. However, for the OPT, no inversion layer is formed between the
source and drain, only a depletion region is formed between them.
Comparatively, higher oxide thicknesses can be used in the OPT, reducing
leakage current and gate oxide tunneling due to a high electric field across
a thin gate oxide layer [3]. The thicker gate oxide of the OPT may induce
lower gate leakage currents than MOSFETs.

However, the computer

simulations used in the OPT study could not provide believable leakage
currents for MOSFETs because the device models did not include nonideal cases for MOSFETs. The simulated OPT structures were never
small enough to be directly compared to MOSFETs due to demands for a
wider gate for better isolation and a window for optical illumination.
Because of these limitations, no definitive conclusions can be made as to
whether leakage current in the OPT is better than leakage current in the
MOSFET.
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•

The current-voltage characteristics of the Gate Activated and Gate
Deactivated OPTs, under an optical illuminating condition, showed similar
operations to nMOSFET and pMOSFETs.

•

Digital logic circuits, such as the inverter, NOR, and NAND gates, were
correct simulated by combining the Gate Activated and Gate Deactivated
OPTs together.

•

Compared to 50 nm MOSFET technology, the OPT was simulated with
0.5 um channel length. The simulation showed rise and fall times are
about 12.4 us and operating frequency at 50 kHz with 1 W / cm 2 of

illumination intensity. This is much slower than a comparable MOSFET’s
frequency response because the amount of current flowing in the OPT, in
the “on state”, is much smaller than for a MOSFET. The result is that the
OPT requires more time to charge up the input electrode when it swings
between a high and low voltage. Fast switching time requires high current.
As the light intensity is increased to 150 W / cm 2 , rise and fall times are
increased by about 80X and their frequency response is about 50X faster
than before. Therefore, the OPT needs very large amounts of energy or
light intensity to achieve the same speed performance as MOSFETs.
•

The OPTs should ideally be the size of regular MOSFETs or smaller to get
the same or better performance. But the OPTs’ size is bigger than the
MOSFET’s because, for comparable channel length, it requires a wider
gate for better current isolation, and needs a window between the gate and
source, or the gate and drain for optical illumination.
4

In general, we must conclude that the OPT is not a good replacement for
MOSFETs, primarily because of slower speed and a demand for very high input optical
power.

1.2

Background Theory

The proposed idea of the Gate Activated and Gate Deactivated OPTs is based on a
MOSFET and a PIN photodiode. This chapter describes the structure, operation, and
characteristics of the both devices.
The MOSFET (Metal-oxide-semiconductor field-effect transistor) is the most
basic element in complex large scale integrated circuits and used as digital switching
element and in semiconductor memories. This is widely used because of low cost of
production. The PIN photodiode is the most commonly used photodiode because of a
wide and lightly doped intrinsic semiconductor region, which allows efficiently a more
collection of the carriers and larger quantum efficiency [5]. It gives high emission
efficiency and improved response speed [6]. The most common PIN photodiodes are
based on silicon [5]. The individual structure, operation, and characteristics of these two
types of devices are described below.

1.2.1

MOS Transistors

Metal-oxide-semiconductor (MOS) transistors consist of a semiconductor
material (substrate) that is doped by diffusion of impurities. A thin insulating silicon
oxide (SiO2) layer is between two wells grown on the substrate, topped by a gate (G)
electrode. Source (S) and drain (D) electrodes are formed on top of the two wells.
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In the n-type transistor (nMOS), as shown in Figure 1-1, the substrate is lightly
doped p-type, and the source (S) and drain (D) diffusions are heavily doped n-type
regions with metal contacts. In the p-type transistor (pMOS), as shown in Figure 1-2, the
substrate is lightly doped n-type, and the source and drain diffusions are heavily doped ptype regions with metal contacts.

Figure 1-1 Schematic cross-section of an nMOS transistor.

Figure 1-2 Schematic cross-section of a pMOS transistor.
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In the nMOS transistor, as increase in a positive voltage (VD) at the drain (D) and
a zero voltage (VG) at the gate (G), and if the source (S) and substrate (B) connect to the
ground, no current will flow until the drain-substrate junction goes into avalanche
breakdown. If no voltage is applied at the gate, no conduction occurs between the source
and drain. Very small current flows between them, which is called leakage current that
affects power consumption. A dominant leakage current is subthreshold-leakage current,
which occurs when the gate voltage is smaller than the threshold voltage and flow
diffusion current. In this condition, the depletion region increases with increasing drain
voltage so that the depletion region of the drain junction merges with the depletion region
of the source junction. Large leakage current flows between the drain and source. In
order to reduce the leakage current, one method is that choosing higher oxide thickness
by controlling the threshold voltage of transistors [3], [7].
However, when a positive voltage is applied at the gate with a positive drain
voltage, and when the gate voltage is greater than a certain threshold voltage (Vth-n) that
is required as a minimum gate voltage to turn on the transistor, many electrons are
attracted to the substrate. A thin conducting channel is formed with electrons between
the source and drain, and the thin channel substrate changes from p-type to n-type under
the gate oxide, which process is called inversion. These electrons flows along the
channel with the electrical field created by the source and drain voltages. So the drain
current (ID) flows between the drain and source. A larger positive VG induces more
electrons from the substrate to the channel, and a larger ID will flow with a constant
positive VD. Figure 1-3 (b) shows the band bending in the p-type substrate, and this is
the inversion condition. A conduction band (Ec) is almost unoccupied band at the
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uppermost, a valence band (Ev) is almost fully occupied band in a semiconductor at the
lowermost, and Fermi energy (Ef) is the energy of the highest occupied quantum state in
a system of fermions at absolute zero temperature [8], [9]. When the gate is more
positive biased, Ef goes further down in metal. At interface between the semiconductor
and oxide, when a high density of electrons is present, Ef is close to Ec than to Ev [10].

(a)

(b)

(c)
Figure 1-3 (a) Non-saturated an nMOS transistor. (b) Band bending in p-type substrate inversion.
(c) Saturated an nMOS transistor.
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As shown in Figure 1-3 (a), when the applied positive gate voltage with a positive
drain voltage is greater than a threshold voltage, the channel is produced. When the
conducting channel between the source and drain is formed, the drain voltage keeps the
drain current (ID) with in the channel. In this state, the nMOS operates somewhat like a
resistor, controlled by the gate voltage relative to both the source and drain voltages [2].
Current conduction is like pushing electrons through a resistor. If VD keeps increasing
with constant VG – Vth-n, the inversion at the end of the drain no longer exists, and no
current will flow between the source and drain. When the channel exists at all points, this
is called the triode region. In this region, when VG or VD increases, ID also increases.
When the inversion does not exist, this is called the pinch-off. The pinch-off occurs
when VD = VG – Vth-n. So when VD > VG – Vth-n, this is called the saturation region
as shown in Figure 1-3 (c) [10], [11].

Figure 1-4 Idealized D.C. characteristics of an nMOS transistor.
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Figure 1-4 shows both the triode and saturation regions of operation in the nMOS.
The graph is linear for lower VD at a given value of VG and the constant drain current for
higher VD at a given value of VG. ID increases linearly with VD in the triode region, and
then approaches to the saturation region where ID is no longer affected by VD. In the
saturation region, the channel is pinched-off at the drain end of the channel, which
condition is described by

VD ≥ VG − Vth − n .

(1-1)

The current is then

I D = C0 μ n

W
(VG − Vth − n ) 2 .
L

(1-2)

Also linear condition is described by

V D << VG − Vth − n .

(1-3)

The current is then

I D = C0 μ n

W
1
[(VG − Vth −n )VD − VD2 ]
L
2
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(1-4)

where C 0 =

ε 0ε r
d

is the gate capacitance per unit area, ε r is the relative permittivity of

the oxide, ε 0 is the permittivity of free space (8.85 × 10 −12 Fm −1 ) , μ n is the electron
mobility, W is the channel width, L is the channel length, and d is the oxide thickness [8].
In the pMOS transistor, if applying a negative voltage (VD) at the drain (D) and a
zero voltage (VG) at the gate (G), and if the source (S) and substrate (B) connect to the
ground, no current will flow until the drain-substrate junction goes into avalanche
breakdown. If no voltage is applied at the gate, no conduction occurs between the source
and drain.
However, when a negative voltage is applied at the gate with a negative drain
voltage, and when the gate voltage is greater than a certain threshold voltage (Vth-p),
which is required as a minimum gate voltages to turn on the transistor, many holes are
attracted to the substrate. A thin conducting channel is formed with holes between the
source and drain, and the thin channel substrate changes from n-type to p-type under the
gate oxide, which process is called inversion. These holes will flow along the channel
with the electrical field created by the source and drain voltages. So the drain current
(ID) will flow between the drain and source. A larger negative VG induces more holes
from the substrate to the channel, and a larger ID will flow with a constant negative VD.
As shown in Figure 1-5 (a), when the applied negative gate voltage with a
negative drain voltage is greater than a threshold voltage, the channel is produced. When
the conducting channel between the source and drain is formed, the drain voltage keeps
the drain current (ID) in the channel. If VD keeps increasing with constant VG – Vth-p,
the inversion at the end of the drain no longer exists and no current will flow between the
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source and drain. When VG or VD decreases, ID will increase. The pinch-off occurs
when VD = VG – Vth-p. Figure 1-5 (b) shows the saturation region [10], [11].

(a)

(b)
Figure 1-5 (a) Non-saturated a pMOS transistor. (b) Saturated a pMOS transistor.

12

Figure 1-6 shows both the triode and the saturation regions of operation in pMOS. ID
increases linearly with VD in the triode region, and then approaches to the saturation
region where ID is no longer affected by VD.

Figure 1-6 Idealized D.C. characteristics of a pMOS transistor.

One difference between the nMOS and pMOS is that mobility of electrons is
higher than mobility of holes. The nMOS transistor has higher transconductance that is
the ratio of the output current (ID) and the input voltage (VG) than the pMOS has [12].

1.2.2

MOS Inverter

A MOS inverter is a basic building block of MOS logic circuits. The MOS inverter
consists of an nMOS transistor and a pMOS transistor. Complementary MOS process
uses the pMOS and nMOS on the same wafer as shown in Figure 1-7 (a). Two gates and
two drains are connected, and Vin is applied between two gates and a source of each
transistor as shown in Figure 1-7 (b). A common drain takes Vout. The source and
13

(a)

(b)
Figure 1-7 (a) A CMOS inverter circuit. (b) A CMOS inverter schematic

substrate of the pMOS transistor are connected to Vdd, whereas the source and substrate
of the nMOS transistor are grounded. The input voltage Vin swings betweens the ground
and a positive Vdd. When Vin is greater than Vdd + Vth-p of the pMOS at Vdd, the
14

nMOS transistor is on, but the pMOS transistor is off. In this case, the drain to the source
voltage of the nMOS is also zero, and Vout is equal to zero. When Vin is smaller than
the threshold voltage (Vth-n) of the nMOS transistor at Vdd, the nMOS transistor is off,
but the pMOS transistor is on. In this condition, Ip and In approximately become zero,
the drain to the source voltage of the pMOS is also zero, and Vout is equal to Vdd.
Figure 1-8 shows the voltage transfer characteristics of a CMOS to express the
electrical function of an inverter, which plots Vout as a function of Vin. The nMOS is
saturated when Vth-n < Vin < Vout + Vth-n. The pMOS is saturated when Vout- Vth-p
< Vin < Vdd- Vth-p [1], [11].

Figure 1-8 Voltage transfer characteristics of a CMOS inverter.
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1.2.3

MOS Logic Circuits

The inverter is the basic logic circuit. The concept of the MOS inverter can be
expanded into more complex logic circuits, such as NAND and NOR logic gates. These
structures are made by combining inverters with two or more devices in series or in
parallel structure [12].
Figure 1-9(a) shows the two-input NAND gate, where Vout is only driven logic 0
when both input A and B are logic 1 as shown in Figure 1-9 (b).

(a)

(b)
Figure 1-9 (a) Two input NAND Gate. (b) NAND gate truth table.
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Figure 1-10 (a) shows a two-input NOR gate, where Vout is only driven a logic 0
when both input A and B are a logic 1 as shown in Figure 1-10 (b).

(a)

(b)
Figure 1-10 (a) NOR gate. (b) NOR gate truth table.
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1.2.4

PIN Photodiode

A PIN photodiode is used in many areas, such as photodetectors, RF switches,
and attenuators [13]. It consists of an undoped absorbing layer between highly doped ptype semiconductor and highly doped n-type semiconductor on the bottom as shown in
Figure 1-11.

(a)

(b)

(c)
Figure 1-11 (a) Cross-section of a PIN photodiode. (b) Top view of a PIN photodiode. (c) Energy
band profile of a PIN photodiode.
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The undoped or intrinsic layer where most photons are absorbed in photodetection
application is grown epitaxially on the n-type substrate and then is grown highly doped
with p-type on it by implantation. An anti-reflection coating is placed on the top of the p
region.
If the diode is reversed biased, as shown in Figure 1-11 (a), the intrinsic region is
depleted and has a strong electric field. This generated photocurrent is essentially due to
the optical generation rate on the depletion region not the applied voltage.

The

photocurrent flows only when the devices are exposed to an external light source that
reaches the sensitive part of the device. However, photons will produce electron-hole
pairs only if energy ħw is greater than the semiconductor energy bandgap (Ec - Ev) as
shown in Figure 1-11 (c) [14], [15].

1.3

Thesis Outline

Demonstrating the Optically Powered Transistor (OPT) involves computer
simulation, device design and fabrication, and testing.
In chapter 2, both the Gate Activated and Gate Deactivated Optically Powered
Transistor structures and operation are discussed in detail including how they are related
to the function of MOSFETs and PIN photodiodes.
Chapter 3 discusses simulations of both the Gate Activated and Gate Deactivated
OPT structures using the Silvaco (Atlas) software package. This gives some insight into
the correct doping levels in the semiconductor and device geometries in order to obtain
the desired current-voltage behavior. In these simulations, the Gate Activated and Gate
Deactivated devices and OPT logic circuits will be demonstrated, such as inverter,
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NAND, and NOR gates. Chapter 4 describes fabrication processes for the Gate Activated
Optically Powered Transistor. The fabrication processes are outlined for the transistors,
which includes the design of a new photolithography mask. For a first demonstration of
the logic function of the devices, instead of attempting to integrate the Gate Activated
and Gate Deactivated devices on the same substrate to form an inverter, it would be
easier to demonstrate the Gate Activated device on a p-type substrate and the Gate
Deactivated device on a p-type substrate with an n-type epitaxial layer grown on its top.
In this way, the need to create a lightly doped p-well would be avoided. Building devices
on different types of substrates mean producing highly doped p+ regions and n+ regions.
This can be done through implantation and annealing. Oxide growth can be done in our
present oxide tube furnaces and Schottky metals (nickel and chrome) can be deposited in
our e-beam or thermal evaporators. All of these processes are currently being done in the
cleanroom at Brigham Young University (BYU).

However, this thesis will only

demonstrate fabrication and testing for the Gate Activated OPT. Chapter 5 discusses the
test result of the fabricated Gate Activated Optically Powered Transistor and the testing
consists of measuring the current-voltage characteristics under different biasing
conditions with an optical illumination condition for the Gate Activated OPT. Chapter 6
describes conclusion and future works.
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2 Optically Powered Transistor Structures

In order to create the basis for logic circuits, the inverter, two types of transistor
elements must be produced. The first would turn “on” and allow current flow when a
positive gate voltage is applied to it, and the second would turn “off” and restrict current
flow when a positive gate voltage is applied. The individual operation of these two types
of devices is the Gate Activated OPT and Gate Deactivated OPTs, which is described
below.

2.1

Gate Activated Optically Powered Transistor

The basic structure of this device is shown in Figure 2-1.

Figure 2-1 Structure of a Gate Activated Optically Powered Transistor showing the various doping
regions, oxide, and metal contacts.
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The Gate Activated OPT has an n+ doping region and a Schottky contact similar to
a source and drain in an nMOS, and oxide and metal contact similar to a gate for an
nMOS, and the structure is easily fabricated using standard VLSI techniques. Note that
the metal contact on the top of the oxide does not span the entire length of the oxide.
The principle of operation for the Gate Activated OPT is the following, as
illustrated by Figure 2-2 and Figure 2-3.

Figure 2-2 Illustration of the operational principle of the Gate Activated Optically Powered
Transistor when Vg = 0 (the device is off).

A reverse bias is applied between the region labeled as the source and the region
labeled as the drain. The spacing between these regions is designed such that at a given
bias +V, the semiconductor is not fully depleted. Incident photons shone on the top
surface of the device produce electron-hole pairs through absorption in the region of the
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semiconductor not covered by the gate metal. The electron-hole pairs separate in the
electric field that exists in the depletion region, but because the depletion region does not
reach all the way to the drain, electrons are not able to be collected. In the case of the
injection of excess holes in the Gate Activated OPT, the excess holes will be extracted
from the depletion region and move down to the ground due to the electric field flows
from the depletion region to the ground. In other words, the potential voltage in the
depletion region is higher than the potential voltage in the ground. Very little net current
flows between the drain and the source. The absence of current flow corresponds to the
case when the voltage on the gate is zero (Vg = 0) as shown in Figure 2-2.
Let us now examine the case for this device when a positive voltage is applied to
the gate (Vg > 0 V) as illustrated in Figure 2-3.

Figure 2-3 Illustration of the operational principle of the Gate Activated Optically Powered
Transistor when Vg > 0 (the device is on).
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The gate will act as a capacitive MOS structure. As a positive voltage is applied,
the semiconductor under the gate will begin to deplete as holes from the p-type
semiconductor are pushed away from the oxide-semiconductor interface.

Unlike a

MOSFET in which the region under the gate must be strongly inverted to allow current to
flow, the region to be depleted for the Gate Activated OPT. So no inversion layer is
formed between the source and drain, but only the depletion region is formed between
them.

Once this happens, electrons will be able to flow freely to the drain, and

significant amount of current will flow. The amount of current will be proportional to the
amount of light hitting the semiconductor multiplied by an absorption factor. The current
“turn on” will be very fast once the semiconductor has been fully depleted – meaning the
current versus voltage curve will jump up sharply at complete depletion.
The expected current versus voltage characteristics of the Gate Activated
Optically Powered Transistor are shown in Figure 2-4 for the “on” and “off” conditions.

Figure 2-4 Expected the current versus voltage curves for the Gate Activated Optically Powered
Transistor with different voltages applied to the gate.
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The “off” condition is typical of a PIN photodiode that has not been biased to
depletion, while the “on” condition is typical of a photodiode that reaches depletion and
very dramatically turns on. The operating current for this device would only be based on
the incident light and would probably not vary with the different gate voltages, meaning
that once depletion is reached, all the current flows, but before depletion is reached, none
of the current flows. The transistor would not look very “analog” and would only be
viable for digital logic.

2.2

Gate Deactivated Optically Powered Transistor

The basic structure of this Gate Deactivated OPT is shown in Figure 2-5. The
structure is very similar to its sister device and would have a p+ doping region and a
Schottky contact similar to a source and drain in a pMOS, and its operation will be based
on the same principles. Note that the metal contact on top of the oxide does not span the
entire length of the oxide.

Figure 2-5 Structure of a Gate Deactivated Optically Powered Transistor showing the various doping
regions, oxide, and metal contacts.
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The principle of operation for the Gate Deactivated Optically Powered Transistor
is as followed illustrated by Figure 2-6 and Figure 2-7. A reverse bias is applied between
the region labeled as the source and the region labeled as the drain. The spacing between
these regions is designed such that at a given bias +V the semiconductor is fully depleted.
Incident photons shone on the top surface of the device produce electron-hole pairs
through absorption in the region of the semiconductor not covered by the gate metal. The
electron-hole pairs separate in the electric field that exists in the depletion region, and
electrons are collected by the drain while holes are collected by the source. Current flows
based on how much light is incident on the device. For this device, current flow will
correspond to the case when the voltage on the gate is zero (Vg = 0). This device
requires having a p-type substrate underneath the active regions of our device to prevent
current flow between the drain and substrate as shown in Figure 2-6.

Figure 2-6 Illustration of the operational principle of the Gate Deactivated Optically Powered
Transistor when Vg = 0 (the device is on).
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Figure 2-7 Illustration of the operational principle of the Gate Deactivated Optically Powered
Transistor when Vg > 0 (the device is off).

Let us now examine the case for this device when a positive voltage is applied to
the gate (Vg > 0 V) as illustrated in Figure 2-7. The gate will act as a capacitive MOS
structure. As a positive voltage is applied, the semiconductor under the gate will begin to
accumulate electrons from the n-type semiconductor. As electrons are drawn toward the
oxide-semiconductor interface, the semiconductor itself is no longer depleted. Again,
unlike a MOSFET in which forms a strong inversion, in the Gate Deactivated OPT,
enough accumulation to “cancel” the depletion caused by the voltage between the drain
and source. Once this occurs, electrons will no longer be able to flow freely to the drain.
In the case of the injection of excess holes in the Gate Deactivated OPT, the excess holes
will be extracted from the depletion region and move down to the ground due to the
electric field flows from the depletion region to the ground. In other words, the potential
voltage in the depletion region is higher than the potential voltage in the ground. Very
little net current flows between the drain and source. The current “turn off” will be very
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fast once the semiconductor switches from being fully depleted – meaning the current
versus voltage curve will fall sharply at the loss of depletion.
The expected the current versus voltage characteristics of the Gate Deactivated
Optically Powered Transistor are shown in Figure 2-8 for the “on” and “off” conditions.
The “on” condition is typical of a PIN photodiode that has been biased to depletion with a
very sharp current rise once depletion has been achieved. The “off” condition would be
typical of a PIN photodiode that never reached depletion. Like its sister device described
earlier, the operating current for this device would only be based on the incident light and
would probably not vary with the different gate voltages, meaning that once depletion is
reached, all the current flows, but before depletion is reached, none of the current flows.
The transistor would not look very “analog” and would be most viable for digital logic.

Figure 2-8 Expected the current versus voltage curves for the Gate Deactivated Optically Powered
Transistor with different voltages applied to the gate.
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2.3

Inverter Based on Optically Powered Transistors

Given the expected current voltage characteristics of the Gate Activated and the
Gate Deactivated Optically Powered Transistors, they can conceivably be integrated in
order to form a voltage inverting device. A proposed structure is shown in Figure 2-9. In
this incarnation, a p-type substrate would be used and only n-type doping will be required
to form the well for the Gate Activated device. An n+ and p+ doping regions will also be
required for the drain and source.

Figure 2-9 A proposed structure for an integrated voltage inverter device for based on the Optically
Powered Transistors.

Operation of the inverter is illustrated in Figure 2.10. This is very reminiscent of
a CMOS inverter with the gates and drains tied together.
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Figure 2-10 The operation principle of an inverter formed from the Optically Powered Transistors.

I
IGAOPT

IGDOPT

V IN = +V

V IN = 0
0

+V

V OUT

Figure 2-11 Current versus voltage curves for both resistors in the integrated inverter. The current
intersection points represent possible stable solution for the input and output voltages of the inverter.
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V OUT
+V

0

+V

V IN

Figure 2-12 Expected VOUT versus VIN for the Optically Powered Transistor inverter structure.

The current versus voltage curves for both transistors of the inverter are shown in
Figure 2-11. The current intersection points are used to evaluate the output versus input
voltage solutions for the integrated device. Figure 2-12 shows the expected voltage
characteristic of the OPT inverter structure. It forms like a MOS inverter.

2.4

Structures Summary

This chapter reviews all the requirements for the correct Gate Activated and Gate
Deactivated OPT designs to form an inverter. Unlike a MOSFET in which the region
under the gate must be strongly inverted to allow current to flow, for these devices, all I
want is the region to be depleted. So no inversion layer is formed between the source and
drain, but only the depletion region is formed between them. The Gate Activated OPT
uses some of the same principles like an nMOS, and the Gate Deactivated OPT also uses
31

some of the same principles like a pMOS. These two devices can be integrated in order
to form a voltage inverting device like a MOS inverter.
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3 Silvaco (Atlas) Simulations

The previous chapter has discussed the Optically Powered Transistor structures
and its concepts. This chapter explains the functions of the Silvaco (Atlas), and then
implements these structures and concepts through device modeling such as Silvaco
(Atlas).

3.1

Silvaco (Atlas) Models

Silvaco (Atlas) simulates the optical, electrical, and thermal behavior of
semiconductor devices. It solves the fundamental physical equations describing the
dynamics of carriers in semiconductor devices and predicts terminal characteristics of
semiconductor devices for steady state, transient and small signal AC stimuli. It shows
the internal characteristics of semiconductor devices such as carrier densities, fields,
ionization and recombination rates, and current densities [16].
In this chapter, the simulation provides device simulation models such as mobility,
recombination, generation, carrier statistics, and impact ionization models.
Mobility models describe characterizing electron and hole mobility as a function
of doping concentration, the local electrical field, and lattice temperature. The model
uses Klaassen’s unified low field mobility model that provides a unified description of
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majority and minority career mobilities, and Lombardi model which provides the
mobility degradation that occurs inside inversion layers [16].
Career generation and recombination models describe phonon transitions, career
lifetime, surface recombination, and tunneling. Shockley-Read-Hall recombination is
modeled phonon transitions that occur in the presence of a trap within the forbidden gap
of the semiconductor and the modeled constant carrier lifetime, which is defined as the
average time it takes an excess minority carrier to recombine. The tunneling also used
Shockley-Read-Hall recombination model [16].
Impact ionization is the process of the creation of other charge carriers so that one
energetic charge carrier can lose energy [17]. One of the examples of this model is
Crowell-Sze ionization model which have proposed more physical relationship between
the electrical field and the ionization rates [16].
Carrier statistics models use Boltzmann Transport Equation that describes the
statistical distribution of one particle in a fluid [15], Fermi-Dirac statistics that determines
a probability of a given energy level to be occupied by a fermion [16], [19].
This device models give some insight into the correct doping levels in the
semiconductor and device geometries in order to obtain the desired current-voltage
behavior. The individual structure, operation and characteristics of these Silvaco (Atlas)
simulated two types of devices are described below.

3.2

Gate Activated and Gate Deactivated OPT Simulations

The basic structure simulation of Gate Activated and Gate Deactivated OPTs are
shown in Figure 3-1.

The Gate Activated and Gate Deactivated OPT consist of a
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semiconductor material (substrate) which is doped by diffusion of impurities. A thin
insulating silicon oxide (SiO2) is between a drain and source electrode, topped by a gate
electrode. The source and drain electrodes are formed on the left and right side of the
gate.
In the Gate Activated OPT, as shown in Figure 3-1 (a), the substrate is lightly
doped p-type (1e15 cm −3 ) and drain diffusion is a heavily doped n-type (1e18 cm −3 )
region with an aluminum metal contact. A Schottky contact is located at the source.
Incident photons are applied between the gate and the source. The light intensity of the
device is 1 W / cm 2 . In the Gate Deactivated OPT, as shown in Figure 3-1 (b), the
substrate is lightly doped n-type (1e15 cm −3 ) on a lightly doped p-type (1e15 cm−3 )
substrate to prevent current flow, and the source diffusion is a heavily doped p-type
(1e18 cm−3 ) region with an aluminum metal contact. A Schottky contact is at the drain.
Incident photons are applied between the gate and drain.

Figure 3-1 Silvaco (Atlas) 2D simulation of (a) Gate Activated OPT and (b) Gate Deactivated OPT.
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The operating current for the Gate Activated and Gate Deactivated OPTs is only
based on the incident light (similar to a photodiode), not the applied gate voltages. In the
Gate Activated OPT, if +2V is applied at the drain, and if zero voltage is applied at the
gate, and if the source and substrate connect to ground, a very small current called a
leakage current begins to flow. In other words, if no voltage is applied at the gate, a
small amount of conduction occurs between the source and the drain. Figure 3-2 shows
the current versus voltage characteristics of the simulated Gate Activated Optically
Powered Transistor for the “on” and “off” conditions. The “off” condition is typical of a
PIN photodiode that has not been biased to depletion while the “on” condition is typical
of a photodiode that reaches depletion. As the gate voltage is increased from 0V to +2V,
each corresponding drain current is also increased with a +2V drain voltage.

Figure 3-2 Silvaco (Atlas) simulated D.C. characteristic of Gate Activated OPT.
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In the Gate Deactivated OPT, if +2V is applied at the drain and +2V at the gate,
and the source and substrate connect to ground, a leakage current begins to flow. In other
words, if no voltage is applied at the gate, a small conduction occurs between the source
and drain. Figure 3-3 shows the current versus voltage characteristics of the simulated
Gate Deactivated Optically Powered Transistor for the “on” and “off” conditions. The
“off” condition would be typical of a PIN photodiode that never reached depletion. As
the gate voltage is decreased from +2V to 0V, each corresponding drain current is
increased with a +2V drain voltage.

Figure 3-3 Silvaco (Atlas) simulated D.C. characteristic of Gate Deactivated OPT.

What if a different doping level is chosen rather than 1e15 cm −3 for the n-type and
p-type regions? For example, if both the n-type and p-type region doping levels are
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changed from 1e15 cm −3 to 1e17 cm −3 , very small amount of currents increases by varying
the gate voltage, and higher leakage currents flow between the drain and source as shown
in Figure 3-4. Therefore, choosing the correct doping levels at the substrate and source
and drain diffusions give results in correct current-voltage behavior for each device. For
this Silvaco simulation, it is very important to choose the right doping levels to obtain the
desired current-voltage behavior.

(a)

(b)
Figure 3-4 Silvaco (Atlas) simulated D.C. characteristic of changing substrate doping level to 1e17

cm −3 for (a) Gate Activated and (b) Gate Deactivated OPT.
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3.3

Dynamic Characteristics of OPT Inverter Simulation

This Silvaco structure is shown in Figure 3-5. A p-type substrate is used and only
n–type doping forms the well for the Gate Activated OPT. As shown in Figure 3-5, this
is similar to a CMOS with gates and drains tied together. Vin is applied between two
gates and the common drain takes Vout.

The source and substrate of the Gate

Deactivated OPT are connected to Vdd, whereas the source and substrate of the gate
Activated OPT are grounded.

Figure 3-5 Silvaco (Atlas) 2D simulation of inverter.

Figure 3-6 shows the current versus the gate voltage curves for the Gate Activated
and Gate Deactivated OPTs. The current intersection points are possible stable solutions
for the input and output voltages of the inverter.
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Figure 3-6 Silvaco (Atlas) simulated Gate Activated and Gate Deactivated current.

(a)

(b)

Figure 3-7 Silvaco (Atlas) simulated inverter (a) output voltage and (b) power supply current versus
input voltage.

Figure 3-7 shows Silvaco simulated dc transfer curves of the output voltage and
power supply current flow versus input voltage. A peak current of 56 pA is drawn during
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the ON-OFF transient of the invert gate.

So both the Gate Activated and Gate

Deactivated OPTs are operating in saturation. Figure 3-8 shows the transient behavior of
the OPT inverter at 50 KHz. The current peaks at a different value due to the transient
behavior of the inverter.

(a)

(b)

(c)
Figure 3-8 Silvaco (Atlas) simulated (a) input voltage, (b) output voltage, and (c) power dissipation
waveform of OPT inverter operating at 50KHz.
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Ideally, direct path power and static power consumption of the OPT inverter are
zero. However, this assumption of zero power consumption is incorrect because there is
always a leakage current, the rise and fall times present. So the static power dissipation is
due to the leakage current. This static power consumption is given by [20]

Pstatic = I leakage × Vdd .

(3-1)

The dynamic power dissipation is the power consumption during the switching.
During low-to high or high-to-low transitions through the Gate Activated and Gate
Deactivated OPT, the capacitor C L is charged or discharged. When the gate is switched,
power is consumed. This dynamic power consumption is given by [20]

2

Pdynamic = C L × Vdd × f .

(3-2)

As I mentioned above, there are always rise and fall times. This causes extra
power dissipation. Direct path power consumption is given by [20]

Pdirect − path =

1
(Tdirect − path × Vdd × I peak × f ) .
2

(3-3)

The total power consumption of the OPT inverter is given by [20]

Ptotal = Pstatic + Pdynamic + Pdirect− path

(3-4)
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where Vdd = 2V, f = 50,000Hz with a light intensity of 1 W / cm 2 , and Tdirect − path is the
total time during which the Gate Activated and Gate Deactivated OPT are conducting.
For the OPT inverter, the loading capacitance C L is approximately given by

C L = C gs − act + C gs − deact = 1.72653 × 10 −16 F + 1.72653 × 10 −16 F = 3.453 × 10 −16 F

(3-5)

where C gs − act is the gate to channel capacitance of the Gate Activated transistor, and

C gs − deact is the gate to channel capacitance of the Gate Deactivated transistor. Also, both
are given by [1]

C gs −act = C oxWact Lact = 6.90 × 10 −8 × 0.5 × 10 −4 × 0.5 × 10 −4 = 1.727 × 10 −16 F ,

(3-6)

C gs −deact = CoxWdeact Ldeact = 6.90 × 10−8 × 0.5 × 10−4 × 0.5 × 10−4 = 1.727 ×10−16 F ,

(3-7)

and Cox is given by

C ox =

K ox × ε 0 3 .9 × 8 .854 × 10 −14
=
= 6 .90 × 10 − 8 F / cm 2
t ox
0 .05um

(3-8)

where C ox is the gate capacitance per unit area, K ox is the relative permittivity of the
oxide, ε 0 is the permittivity of free space (8.85 × 10 −12 Fm −1 ) , W is the channel width, L
is the channel length, and tox is the oxide thickness.
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Table 3-1 shows power dissipations of the OPT inverter as increase in the light
intensity. All the above simulations are based on a light intensity of 1 W / cm 2 so that the
inverter gets slow rise and fall times and a very slow frequency response of 50 KHz.
However, when light intensity increases, the rise and fall times get faster, and the inverter
operating frequency gets higher as shown in Table 3-1. As shown in Figure 3.8 (b) and
Figure 3.9 (b), when the light intensity is 150 W / cm 2 , the rise and fall times are about 80
times faster, and the frequency is about 50 times higher than when the light intensity is
1 W / cm 2 . The increased light intensity will cause the faster rise and fall times and also
higher frequency because the rise and fall times are inversely proportional to the light
intensity. When Vg switches from +2V to 0V, the Gate Deactivated OPT turns “on”, and
the output voltage of the inverter swings from 0V to Vdd. The time constant (τ) is the
time required to charge up the load capacitance ( C L ) through the load resistance ( R L ),
and the output voltage will follow the time constant curve [21]. This is given by

τ = RL × C L =

Vdd
Vdd
× CL =
× CL
I
Pin × Re s

(3-9)

where Pin is the input optical power which is the light intensity, and Res is responsivity
(A/W) that measures the electrical output ( I ) per optical input ( Pin ).
Equation 3.9 shows the relationship between the rise time and light intensity ( Pin )
that both are inversely related each other. Figure 3-10 shows both Silvaco (Atlas)
simulated and calculated rise times versus the light intensity. Both plots are closely
matched to each other.
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Table 3-1 Silvaco (Atlas) simulated the power dissipation according to the light intensity changes.

(a)

(b)

Figure 3-9 Silvaco (Atlas) simulated light intensity at 150 W / cm
voltage waveform of OPT inverter operating at 3.3 MHz.

2

(a) input voltage and (b) output

However, the direct path power consumption is larger with the increased light
intensity even though the rise and fall times are faster because the frequency and peak
current are also increased. The static and dynamic power consumption gets larger with
increased the light intensity due to increasing the leakage current and frequency. That is
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why the total power consumption is increased as increase in the light intensity as shown
in Table 3-1.

Figure 3-10 Comparison between silvaco (Atlas) simulated and calculated rise time versus light
intensity.

3.4

OPT Logic Circuits Simulation

The simulated OPT inverter is the basic building block for NAND and NOR logic
gates. The structure of a 2 input OPT NAND gate is the inversion of the 2 input OPT
NOR gate. So parallel devices are connected to +2V at the Vdd and series devices are
connected to ground as shown in Figure 3-11 (a). Figure 3-11 (b) and (c) show the
Silvaco transient simulations of the two input OPT NAND gate, where Vout is driven
only with a logical 0 while both input A and B are logical 1 as shown in the truth table.
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(a)

(b)

(c)

(d)
Figure 3-11 Silvaco simulated OPT NAND gate (a) 2D simulation, (b) input voltage, (c) output
voltage, and (d) NAND gate truth table.

47

(a)

(b)

(c)

(d)
Figure 3-12 Silvaco simulated OPT NOR gate (a) 2D simulation, (b) input voltage, (c) output voltage,
and (d) NOR gate truth table.
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A NOR gate is designed by adding OPT inverters in parallel as shown in Figure
3-12 (a). Figure 3-12 (b) and (c) show the Silvaco transient simulation of a two-input
OPT NOR gate, where Vout is driven only with a logical 1 while both inputs A and B are
logical 0 as shown in the truth table.

3.5

Simulation Summary

Making the correct choice for all different doping levels in the OPT geometries is
important to obtain the desired current-voltage behavior. The optimal doping levels of
the OPT are 1e15 cm −3 for the n-type and p-type regions and 1e18 cm −3 for the source
and drain diffusions. These values produce the Gate Activated and Gate Deactivated
OPTs and behavior like an nMOS and pMOS transistors. The Gate Activated transistors
turn “on” and allow current flow when the gate voltage is increased from 0V to +2V as
shown in Figure 3.2, and the Gate Deactivated OPT turn “off” and restrict current flow
when the gate voltage is decreased from 2V to 0V as shown in Figure 3-3. The voltage
characteristics of both transistors form a voltage inverter device as shown in Figure 3-7
and Figure 3-8. The OPT inverter is the basic logic circuit required to create NAND and
NOR logic gates. The NAND gate is designed with parallel devices connected to +2V at
the Vdd and series devices connected to the ground. Figure 3-11 shows correct NAND
transient responses. The NOR gate is designed by adding OPT inverters in parallel, and
Figure 3.12 shows correct NOR transient responses.
The CMOS (Complementary metal-Oxide Semiconductor) inverter has
advantages in low static power consumption and very short switching times for the gate
(around 1 ns). A modern CMOS inverter operating frequency is up to 200 MHz at an
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operating voltage of Vdd = +3.3V. However, the simulated OPT inverter is dependent on
the light intensity. As the light intensity is increased, the leakage current, switching times,
operating frequency, and power dissipation are all proportionally increased. As shown in
Table 3.1, the light intensity is proportional to the switching times and operating
frequency. The OPT inverter with a light intensity of 150 W / cm 2 results in a 98 ns
switching time and a 3.3 MHz operating frequency. Typical CMOS inverters have about
100X faster switching times and higher frequencies. Thus, the OPT inverter requires
100X higher light intensity in order to get 100X faster switching times and higher
frequency response. Then, the OPT would have comparable speed to CMOS inverters.
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4 Device Fabrication

The previous chapters have explained both the Gate Activated and Gate
Deactivated OPT structures and Silvaco (Atlas) simulations. Based on the structures and
simulation results, this chapter provides device fabrication processes for the Gate
Activated OPT to achieve desired results.

The description includes oxide growth,

photolithography, precise plasma or chemical etching, diffusion processes, and thin film
evaporation. The fabrication process is divided into seven steps, which include wafer
preparation, n-well diffusion, opening p-well for via, gate oxidation, vias, metal contacts,
and light insulating metal.

4.1

Wafer Preparation

Before the fabrication process begins, the wafers must be cleaned, and then have a
field oxide grown on them. The Gate Activated OPT is required p-type wafers. Wafer
preparation step can be documented as follows:
•

Dip wafers in 49% Hydrofluoric Acid (HF) for a few seconds to remove
everything on the wafer surface.

•

Place in a tube furnace at 1100ºC in an oxygen atmosphere to grow field
oxide. All devices were made with a field oxide of 5000 angstroms.
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4.2

N-Well Diffusion

The N-Well MASK creates a small well to be doped with phosphorous spin-onglass. The lithography steps followed are the same for later masks, including exposure
and developing times. It is important not to overdevelop because the alignment marks on
the mask are small and will not be visible for subsequent steps if overdeveloped.
After etching holes in silicon for the n-well, the dopant diffusion will use the P8545 spin on glass (SOG) found in the refrigerator. I needed to make sure to set this out
well before I needed it. It must be at room temperature to diffuse properly, which
required approximately 5 hours. Also, the tube furnace should be at temperature at 850
°C so that the wafers do not sit after the SOG has been applied. After the wafers have

had n-dopant diffused into them, the gate oxide growth should take place in the diffusion
tube of the furnace. N-well diffusion step can be documented as follows:
•

Apply a few drops of the adhesion promoter (HDMS) to the wafer to coat
on the surface and spin wafers at 5000 RPM to drive off but a mono-layer
of HDMS on the wafer.

•

Apply 45 – 50 drops of AZ3330 photoresist and spin at 5000 RPM for one
minute and soft bake wafers at 90 °C for one minute to drive the solvents
out of the photoresist.

•

Place wafers in the mask aligner and apply the N-Well MASK and
exposure UV light for 9 seconds.

•

Develop the wafers in AZ300MIF developer for 40 seconds, and then
check in a microscope to see if the pattern is developed correctly.
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•

Plasma etching wafers using the Planar Etch II (PE2) machine for 15
seconds of descum per wafer.

•

Etch the oxide in Buffered oxide etch (BOE). The BOE has an etching rate
of approximately 1000 angstroms per second, so that will take
approximately 5 minutes if the field oxide is 5000 angstroms. Verify in
the microscope that the oxide has been etched all the way to the silicon

•

Clean off the bulk of the photoresist with acetone and IPA then soak
wafers in nanostrip for at least 30 minutes.

•

Remove wafers from the nanostrip and rinse with water.

•

Do 2 seconds dipping in BOE to remove and particulates, and to ensure
that no oxide has formed inside the N-Wells.

•

Dehydration bake to drive water off the surface of the wafers at 110 °C for
10 minutes before applying SOG

•

Prepare SOG spinner by attaching small chuck and coating the inside of
the lid with paper towels.

•

Place wafer on chuck and make sure it is centered.

•

Use a pipette to apply 3 mL of dopant to the center of the wafer. (use a
new pipette for each wafer)

•

Spin at 500 RPM for 2 seconds then ramp up to 3000 RPM for 20 seconds

•

Dry bake on hotplate at 150 °C for 1 minute and then immediately take to
the furnace.

53

4.3

Opening P-Well

Because of changes in the design due to simulation results, there is no longer a pwell in these devices, but the step must be followed to ensure that the vias do form a
shottky contact at this location. There will be no dopant diffusion of aluminum after this
mask has been applied. During developing process, it is important not to overdevelop
because the alignment marks on the mask are small and will not be visible for subsequent
steps if overdeveloped. Opening p-well step can be documented as follows:
•

Dehydration bake to drive water off the surface of the wafers at 110 °C for
10 before applying the next mask.

•

Apply a few drops of the adhesion promoter (HDMS) to the wafer to coat
on the surface and spin wafers at 5000 RPM to drive off but a mono-layer
of HDMS on the wafer.

•

Apply 45 – 50 drops of AZ3330 photoresist and spin at 5000 RPM for one
minute and soft bake wafers at 90 °C for one minute to drive the solvents
out of the photoresist.

•

Place wafer the mask aligner and apply P-WELL MASK and exposure
UV light for 9 seconds.

•

Develop the wafers in AZ300MIF developer for 40 seconds, and then
check in a microscope to see if the pattern is developed correctly.

•

Plasma etching wafers using the Planar Etch II (PE2) machine for 15
seconds of descum per wafer.

•

Etch oxide in BOE. The BOE has an etch rate of approximately 1000
angstroms per second, so that will take approximately 5 minutes if the
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field oxide is 5000 angstroms. Verify in the microscope that the oxide has
been etched all the way to the silicon
•

Clean off the bulk of the photoresist with acetone and IPA then soak
wafers in nanostrip for at least 30 minutes.

4.4

Gate Oxidation

The gate oxidation is a simple process that involves applying the GATE MASK
and etching the oxide so that the new gate oxide can be grown in its place. Gate
oxidation step can be documented as follows:
•

Remove from the nanostrip and rinse with water.

•

Apply a few drops of the adhesion promoter (HDMS) to the wafer to coat
on the surface and spin wafers at 5000 RPM to drive off but a mono-layer
of HDMS on the wafer.

•

Apply 45 – 50 drops of AZ3330 photoresist and spin at 5000 RPM for one
minute and soft bake wafers at 90 °C for one minute to drive the solvents
out of the photoresist.

•

Place wafers the mask aligner and apply the GATE MASK and exposure
UV light for 9 seconds.

•

Develop the wafers in AZ300MIF developer for 40 seconds, and then
check in a microscope to see if the pattern is developed correctly. It is
important not to overdevelop because the alignment marks on the mask
are small and will not be visible for subsequent steps if overdeveloped.
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•

Plasma etching wafers using the Planar Etch II (PE2) machine for 15
seconds of descum per wafer.

•

Etch the oxide in Buffered oxide etch (BOE). The BOE has an etching
rate of approximately 1000 angstroms per second, so that will take
approximately 5 minutes if the field oxide is 5000 angstroms. Verify in
the microscope that the oxide has been etched all the way to the silicon

•

Clean off the bulk of the photoresist with acetone and IPA then soak
wafers in nanostrip for at least 30 minutes.

•

Remove wafers from the nanostrip and rinse with water.

•

Place in a tube furnace at 1100ºC in an oxygen atmosphere to grow gate
oxide,10 minutes dry growth and 5 minutes wet growth which were made
with a gate oxide of 400 angstroms.

4.5

Vias

The vias are just small tubes that will allow the aluminum contacts to contact the
silicon at the source and drain areas. Vias step can be documented as follows:
•

Dehydration bake to drive water off the surface of the wafers at 110 °C for
10 before applying the next mask.

•

Apply a few drops of the adhesion promoter (HDMS) to the wafer to coat
on the surface and spin wafers at 5000 RPM to drive off but a mono-layer
of HDMS on the wafer.
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•

Apply 45 – 50 drops of AZ3330 photoresist and spin at 5000 RPM for one
minute and soft bake wafers at 90 °C for one minute to drive the solvents
out of the photoresist.

•

Place wafer the mask aligner and apply VIA MASK and exposure UV
light for 9 seconds.

•

Develop the wafers in AZ300MIF developer for 40 seconds, and then
check in a microscope to see if the pattern is developed correctly. It is
important not to overdevelop because the alignment marks on the mask
are small and will not be visible for subsequent steps if overdeveloped.

•

Plasma etching wafers using the Planar Etch II (PE2) machine for 15
seconds of descum per wafer.

•

Plasma etching wafers using the PE2 machine for 15 seconds of descum
per wafer.

•

Etch oxide in BOE. The BOE has an etch rate of approximately 1000
angstroms per second, so that will take approximately 5 minutes if the
field oxide is 5000 angstroms. Verify in the microscope that the oxide has
been etched all the way to the silicon

•

Clean off the bulk of the photoresist with acetone and IPA then soak
wafers in nanostrip for at least 30 minutes.
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4.6

Metal Contacts

Metal contacts are pads for attaching the probes at the gate, source, and drain.
They are made using a lift-off process and 300 angstroms of evaporated aluminum in the
thermal evaporator. Metal contacts step can be documented as follows:
•

Remove from the nanostrip and rinse with water.

•

Dehydration bake to drive water off the surface of the wafers at 110 °C for
10 before applying the next mask.

•

Apply a few drops of the adhesion promoter (HDMS) to the wafer to coat
on the surface and spin wafers at 5000 RPM to drive off but a mono-layer
of HDMS on the wafer.

•

Apply 45 – 50 drops of AZ3330 photoresist and spin at 5000 RPM for one
minute and soft bake wafers at 90 °C for one minute to drive the solvents
out of the photoresist.

•

Place wafer in the mask aligner and apply METAL MASK and exposure
UV light for 9 seconds.

•

Develop the wafers in AZ300MIF developer for 40 seconds, and then
check in a microscope to see if the pattern is developed correctly. It is
important not to overdevelop because the alignment marks on the mask
are small and will not be visible for subsequent steps if overdeveloped.

•

Plasma etching wafers using the Planar Etch II (PE2) machine for 15
seconds of descum per wafer.

•

Place in thermal evaporator and evaporate 300 angstroms. Usually
requires 3 pellets of aluminum.
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•

Place wafers in a bath of acetone for lift off. This does not take long.
Soak for ten minutes then spray off with water and repeat until the metal
has been removed.

4.7

Light Insulating Metal

This step is used for both annealing the metal contacts as well as growing a
Plasma Enhanced Chemical Vapor Deposition (PECVD) oxide layer to insulate the next
metal deposition.

Light insulating metal step creates a small rectangle over the device

area with a small pinhole in it for the light. It is also done by evaporating 300 angstroms
of aluminum in the thermal evaporator and then removed using the liftoff process. Then,
PECVD oxide is removed on top of the metal contacts. This oxide must be etched in the
Reactive Ion Etching (RIE) etcher. It is important not to over etch because the RIE will
etch the aluminum contact underneath the oxide. Light insulating metal step can be
documented as follows:
•

Place in PECVD machine to grow SiO2 for 40 minutes total. 20 minutes
the rotate wafers ½ turn and grow for 20 minutes which were made with a
insulating oxide of I um.

•

Dehydration bake to drive water off the surface of the wafers at 110 °C for
10 before applying the next mask.

•

Apply a few drops of the adhesion promoter (HDMS) to the wafer to coat
on the surface and spin wafers at 5000 RPM to drive off but a mono-layer
of HDMS on the wafer.
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•

Apply 45 – 50 drops of AZ3330 photoresist and spin at 5000 RPM for one
minute and soft bake wafers at 90 °C for one minute to drive the solvents
out of the photoresist.

•

Place wafer in the mask aligner and apply METAL 2 MASK and exposure
UV light for 9 seconds. This mask has features that look like rectangular
doughnuts.

•

Develop the wafers in AZ300MIF developer for 40 seconds, and then
check in a microscope to see if the pattern is developed correctly. It is
important not to overdevelop because the alignment marks on the mask
are small and will not be visible for subsequent steps if overdeveloped.

•

Plasma etching wafers using the Planar Etch II (PE2) machine for 15
seconds of descum per wafer.

•

Place in thermal evaporator and evaporate 300 angstroms. Usually
requires 3 pellets of aluminum.

•

Place wafers in a bath of acetone for lift off. This does not take long.
Soak for ten minutes then spray off with water and repeat until the metal
has been removed.

•

Apply a few drops of the adhesion promoter (HDMS) to the wafer to coat
on the surface and spin wafers at 5000 RPM to drive off but a mono-layer
of HDMS on the wafer.

•

Apply 45 – 50 drops of AZ3330 photoresist and spin at 5000 RPM for one
minute and soft bake wafers at 90 °C for one minute to drive the solvents
out of the photoresist.
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•

Place wafer in the mask aligner and apply PAD MASK and exposure UV
light for 9 seconds. This mask has features that look like rectangular
doughnuts.

•

Develop the wafers in AZ300MIF developer for 40 seconds, and then
check in a microscope to see if the pattern is developed correctly. It is
important not to overdevelop because the alignment marks on the mask
are small and will not be visible for subsequent steps if overdeveloped.

•

Plasma etching wafers using the Planar Etch II (PE2) machine for 15
seconds of descum per wafer.

•

4.8

Etch wafers for 9 minutes in Reactive Ion Etching (RIE).

Fabrication Summary

All seven fabrication processes are explained step by step. The biggest challenge
for the fabrication was overdeveloping and over-etching in each process.

The

overdeveloping caused misalignment between a mask and a wafer for the next aligning
step because the alignment marks were removed by AZ300MIF developer. The overetching caused the field oxide thinner and if the field oxide is too thin, it may not provide
a large enough threshold voltage.
Figure 4-1 shows the cross-section views of the Gate Activated OPT fabrication.
Figure 4-3 shows the image of the surface structure of the Gate Activated OPT. The
design includes the Schottky contact at the source, metal contacts at the gate and drain,
n+ region under the drain, and window opening between the gate and source. The next
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chapter provides the measurement for the Gate Activated OPT to meet desired
performance criteria.

(a)

(b)

(c)
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(d)

(e)

(f)
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(g)
Figure 4-1 Cross-section views of the Gate Activated OPT fabrication. (a) Wafer preparation. (b) Nwell diffusion. (c) Opening p-well. (d) Gate oxidation. (e) Vias. (f) Metal contacts. (g) Light
insulating metal

Figure 4-2 Image of the wafer shows the Gate Activated OPT and alignment marks
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Figure 4-3 Image of the surface structure of the Gate Activated OPT
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5 Gate Activated OPT Testing

The design structures, Silvaco simulations, and fabrication processes for the OPTs
are explained in the previous chapters. This chapter describes the measurement results
for the Gate Activated OPT fabricated in the BYU cleanroom. Testing consists of
measuring the current-voltage characteristics under different biasing conditions with an
optical illumination condition.

5.1

Testing Set Up

Figure 5-1 shows how the Gate Activated OPT is tested based on different biasing
conditions with an optical illumination condition. This was done by using the HP4156
parameter analyzer and HeNe laser.

The HP4156 parameter analyzer is useful for

measuring several output voltage signals at one time, it is characterized the drain current
versus drain voltage as varied the gate voltage. The source and substrate were connected
to the ground. The drain was connected to a variable voltage Vd and the gate was
connected to a variable voltage Vg by using the tungsten probes.
The HeNe laser is focused into the corning multimode optical fiber by the use of
the fiber alignment mount to apply constant optical power to the transistor. To focus the
HeNe laser light into the fiber, I used a small piece of paper to determine where the laser
beam was going so that maximum optical power could go through the fiber. The end of
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the fiber was placed at the open window between the gate and source to illuminate the
laser to the open window as shown in Figure 5-2.

(a)

(b)

Figure 5-1 Picture of the testing set up. (a) HeNe laser and HP4156 analyzer. (b) Two tungsten
probes on the gate and drain with laser light through the multimode fiber

5.2

Gate Activated OPT Measurement

The first measurement of the Gate Activated OPT was dark current and the drain
current versus drain voltage by varying the gate voltage.

Figure 5-2 shows the

configuration for the measurements. The desired current-voltage characteristics of the
Gate Activated OPT are that each corresponding drain current is increased as increasing
in the gate voltage from 0V to 2V. The depletion region should be formed between the
source and the gate. However, when I increased a positive voltage to the actual gate
electrode, each corresponding drain current was not varied with the gate voltages due to
the expansion of depletion region not only under the actual gate, but also under the entire
light insulating metal. Therefore, I used the light insulating metal as a gate electrode
instead of using the actual gate electrode. However, this new gate is not ideal because the
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insulating silicon oxide between the actual gate and the light insulating metal was thicker
(1 um thick) than I wanted (0.4 um thick). Thicker gate oxide will reduce field strength
at a fixed gate voltage. It will increase the threshold voltage more positively for the Gate
Activated OPT [3].

Figure 5-2 Cross-Section view of the Gate Activated OPT illuminating the HeNe laser.

Figure 5-3 shows the current-voltage characteristics for the Gate Activated OPT
in the absence of the light when it is operated in photoconductive mode. As shown in
Figure 5-3, the dark currents remain around 250 nA by varying the gate voltage. When
applying a sufficiently large a positive voltage to the gate, the output current of the OPT
almost remains constant. Without the light source, no matter how much voltage is
applied to the gate; the Gate Activated OPT is not inverted so that no surface inversion
layer is formed between the Schottky contact and n+ region. No photocurrent from the
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light is produced through the OPT, but photocurrent is only generated by the saturation
current of the semiconductor junction.

Figure 5-3 The current-voltage characteristics for the Gate Activated OPT in the absence of the light.

The second measurement of the gate Activated OPT was photocurrent generated
by illuminating the HeNe laser at the open window area on the wafer. Figure 5.4 shows
the current-voltage characteristics for the Gate Activated OPT when the laser is applied
through the fiber by varying the gate voltage. As increase in the gate voltage from -10 V
to -6V, the gate Activated OPT is not inverted, and all three curves are basically the same,
but as increase in the gate voltage from -6V to +10V, the current increased by varying the
gate voltage. At this point, the Gate Activated OPT is inverted so that surface inversion
layer is formed between the Schottky contact and n+ region.
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Figure 5-4 The current-voltage characteristics for the Gate Activated OPT with the laser light and
the no substrate voltage by varying the gate voltage (Vg).

However, the gate Activated OPT should be the “off” condition like the nMOS
operation when a negative biased and no voltage are applied to the gate. As shown in
Figure 5-4, the transistor is “on” condition with -4V at the gate.
In order to make the “off” condition with no voltage and a negative biased to the
gate, a positive substrate voltage is applied to the Gate Activated OPT. Because the
substrate bias voltage affects the channel conductance, and increases the positive
substrate voltages pulling down electrons to the ground so that no channel is formed
between the Schottky contact and n+ region with no voltage and a negative biased to the
gate. Figure 5-5 shows the current-voltage characteristics for the Gate Activated OPT
with applying +6V to the substrate by varying the gate voltage. The gate Activated OPT
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is “on” condition and inverted when I apply a positive bias to the gate. All six curves of
negative biased voltages are “off” condition.

Figure 5-5 The current-voltage characteristics for the Gate Activated OPT with the laser light and
+6V substrate voltage by varying the gate voltage.

5.3

Test Summary

This chapter reported the measurement results for the Gate Activated OPT
including the current-voltage characteristics under different biasing conditions with the
laser light. The Gate Activated OPT can only be operated with an optical illumination
condition, such as typical of a PIN photodiode that has not been biased to depletion in the
absence of the light. The current-voltage characteristic of the Gate Activated OPT under
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an optical illumination condition has examined. This testing result shows that the Gate
Activated OPT operates as the nMOS operation.
In the future attempt, in order to use the actual gate electrode instead of using the
light insulating metal that is used for the testing, making a bigger gate electrode for some
blocking of carriers movement to get better carrier isolation under the gate, and perhaps
eiptaxial layer thinner to get carriers to move toward the substrate are necessary. These
might help to keep the depletion region under the gate to get the desired current-voltage
characteristics.
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6 Conclusion and Future Work

6.1

Conclusion

This thesis introduces a new type of transistor called the Optical Powered
Transistor and how the OPT is configured in the Gate Activated and Gate Deactivated
configurations to create an inverter. Silvaco (Atlas) simulations have proven this new
type of transistor can function under different biasing conditions and with optical
illumination.

The fabricated Gate Activated OPT only operated with an optical

illumination condition. The amount of current flowing through the Gate Activated OPT
was controlled by a positive voltage relative to the drain and source voltage, like that for
an nMOS operation. One possible advantage for the OPT is that higher oxide thicknesses
can be used to reduce gate leakage currents, reducing the overall power consumption
compared to MOSFET circuits.

However, the biggest downside of the OPT is that in

order to perform logic operations, it needs very large amounts of energy or light intensity
for speeds comparable to MOSFETs. Therefore, the current design will not replace
MOSFETs because of slower speed and a demand for very high input optical power.
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6.2

Future Work

The simulation work has proven the individual structure, operation and
characteristics of the Gate Activated and Gate Deactivated OPTs. However, my concerns
about this new type of transistor are achieving faster speed and keeping low leakage
current. In order to achieve these, the OPTs need more optical power and the right
configuration for illuminating light in a very small pinhole (10um × 10um) so that no
light illuminates the transistor except in the small illuminating window.

This

arrangement will keep very low leakage current under the biasing conditions and get
faster switching times.
In this thesis, I only fabricated the Gate Activated OPT and would need to
fabricate the Gate Deactivated OPT to create an inverter. This fabrication process would
use the same photomasks and procedures.

The only difference is that the Gate

Deactivated device requires a p-type substrate with an n type epitaxial layer which is
grown on its top and creates a p+ region instead of a n+ region, and an inverter could then
be tested by tying these two fabricated devices together.
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Appendix A.

Silvaco (Atlas) Code

This appendix provides the Silvaco (Atlas) codes for the OPT inverter which are
tied the Gate Activated and Gate Deactivated OPTs together. It illustrates the transient
response, input voltage and out voltage waveform of OPT inverter under the light source.

#Show transient response, input voltage and out voltage waveform of
#OPT inverter under the light source
go atlas
#----------------------------# Section 1: Mesh Generation
#----------------------------#
mesh space.mult=1.0
#
x.mesh loc=0.00 spac=0.1
x.mesh loc=0.50 spac=0.1
x.mesh loc=0.70 spac=0.1
x.mesh loc=0.80 spac=0.1
x.mesh loc=1.00 spac=0.1
x.mesh loc=1.20 spac=0.1
x.mesh loc=1.40 spac=0.1
x.mesh loc=2.25 spac=0.1
x.mesh loc=2.50 spac=0.1
x.mesh loc=3.25 spac=0.1
x.mesh loc=3.45 spac=0.1
x.mesh loc=3.65 spac=0.05
x.mesh loc=3.85 spac=0.05
x.mesh loc=3.95 spac=0.05
x.mesh loc=4.15 spac=0.05
x.mesh loc=4.25 spac=0.05
x.mesh loc=4.30 spac=0.05
x.mesh loc=4.55 spac=0.05
x.mesh loc=4.75 spac=0.05

y.mesh
y.mesh
y.mesh
y.mesh
y.mesh
y.mesh

loc=-0.25
loc=-0.10
loc=0.00
loc=0.05
loc=0.10
loc=0.20

spac=0.05
spac=0.05
spac=0.05
spac=0.05
spac=0.05
spac=0.05
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y.mesh
y.mesh
y.mesh
y.mesh

loc=0.50
loc=1.00
loc=5.00
loc=5.20

spac=0.1
spac=0.1
spac=0.5
spac=0.1

#-------------------------------# Section 2: Define the Regions
#-------------------------------region
region
region
region
region
region

num=1
num=2
num=3
num=4
num=5
num=6

material=silicon
material=air
material=oxide
material=oxide
material=oxide
material=oxide

x.min=0.00 x.max=4.75
x.min=0.00 x.max=4.75
x.min=0.70 x.max=1.20
x.min=3.45 x.max=3.95
x.min=2.25 x.max=2.5
x.min=0
x.max=4.75

y.min=0.00
y.max=5
y.min=-0.25
y.max=0
y.min=-0.1
y.max=0
y.min=-0.1
y.max=0
y.min=0.00
y.max=5.2
y.min=5.0
y.max=5.2

#--------------------------------# Section 3: Define the Electrode
#--------------------------------#Drain2 is supply voltage (Vdd), Common gate, common out
electrode num=1 name=out
x.min=0.5
electrode num=2 name=gate
x.min=0.8
electrode num=3 name=source1 x.min=1.2

x.max=0.7
x.max=1
x.max=1.4

electrode num=4 name=drain2
electrode num=5 name=gate
electrode num=6 name=out

x.max=3.45
x.max=3.85
x.max=4.15

x.min=3.25
x.min=3.65
x.min=3.95

y.min=-0.25
y.min=-0.25
y.min=-0.25
y.min=-0.25
y.min=-0.25
y.min=-0.25

y.max=0
y.max=-0.1
y.max=0
y.max=0
y.max=-0.1
y.max=0

#--------------------------------------------# Section 4: Define the Doping Concentrations
#--------------------------------------------#Substrate Doping
doping
doping
doping
doping

uniform
uniform
uniform
uniform

reg=1
reg=1
reg=1
reg=1

p.type
p.type
n.type
n.type

conc=1e15 x.min=0
conc=6e16 x.min=0.8
conc=2e15 x.min=2.5
conc=6e16 x.min=3.65

x.max=4.75
x.max=1.00
x.max=4.75
x.max=3.85

y.min=0
y.min=0
y.min=0
y.min=0

y.max=5.0
y.max=0.5
y.max=4
y.max=0.5

#n-well and p-well Doping
doping uniform reg=1 n.type conc=1e18 x.min=0.5 x.max=0.7 y.min=0 y.max=0.05
doping uniform reg=1 p.type conc=1e18 x.min=3.95 x.max=4.15 y.min=0 y.max=0.05
#--------------------------------------------# Section 5: Define the Light Source
#--------------------------------------------beam num=1 x.origin=0.0 y.origin=-0.5 angle=90.0 wavelength=0.3 min.window=1
max.window=1.2
beam num=2 x.origin=0.0 y.origin=-0.5 angle=90.0 wavelength=0.3 min.window=3.45
max.window=3.65
#--------------------------------------------# Section 6: Define the Material
#--------------------------------------------contact name=gate Aluminum
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#--------------------------------------------# Section 7: Define the Electrode Contact
#--------------------------------------------#Common Vout
contact name=out current
#--------------------------------------------------------------# Section 7: Define the Method, Light Intensity, Solve and Plot
#--------------------------------------------------------------impact selb
solve init
output con.band val.band band.param
method

newton

METHOD TRAP
log

outf=inverter.log

solve
solve
solve
solve
solve
solve
solve
solve
solve
solve

b1=1e-8
b1=1e-7
b1=1e-6
b1=5e-6
b1=1e-5
b1=1e-4
b1=1e-3
b1=1e-2
b1=1e-1
b1=1

solve
solve
solve
solve
solve
solve
solve
solve
solve
solve

b2=1e-8
b2=1e-7
b2=1e-6
b2=5e-6
b2=1e-5
b2=1e-4
b2=1e-3
b2=1e-2
b2=1e-1
b2=1

solve
solve

vdrain2=0 vstep=0.02 name=drain2 vfinal=2
vgate=0 vstep=0.02 name=gate vfinal=2

solve vsource1=0
solve vsource2=0
save outfile=inverter.str
tonyplot
inverter.str
tonyplot
inverter.log
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#--------------------------------------------# Section 7: Define the Transient Response
#--------------------------------------------log
Solve
Solve
Solve
Solve
Solve

outf=TransientInverter.log
vgate=2 Ramptime=0 DT=1e-9 TSTOP=1e-5
vgate=0 Ramptime=0 DT=1e-9 TSTOP=2e-5
vgate=2 Ramptime=0 DT=1e-9 TSTOP=3e-5
vgate=0 Ramptime=0 DT=1e-9 TSTOP=4e-5
vgate=2 Ramptime=0 DT=1e-9 TSTOP=5e-5

tonyplot TransientInverter.log

quit
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